

**2013 IEEE NORTH ATLANTIC TEST WORKSHOP**  
**MAY 8-10, SHERATON COLONIAL BOSTON NORTH, WAKEFIELD, MA**

The IEEE North Atlantic Test Workshop provides a forum for discussions on the latest issues relating to high quality, economical, and efficient test methodologies and designs. In addition to traditional topics, the 22<sup>nd</sup> NATW will feature a general theme of “*Growing importance of Test and Hardware Security.*”

This year’s NATW includes 25 papers from 7 different companies and 8 different universities, including 12 student papers competing for the **Jake Karrfalt Best Student Paper Award**. In addition, the workshop includes a tutorial on “VLSI Test and Security”, a Keynote Address on “**Testing Beyond the Specification: White Hat Engineers**” by Karen Panetta from Tufts University, a 1<sup>st</sup> Invited Address on “**How to Automate Analog DFT for ATPG**” by Stephen Sunter from Mentor Graphics, an IEEE Women in Engineering informational session, and a 2<sup>nd</sup> Keynote Address on “**Smarter Energy Trends, Challenges and Complexity: How do We Turn Data into Action?**” by Brian Gaucher from IBM. The 2013 workshop is being held at the Sheraton Colonial Boston North in Wakefield, MA and is sponsored, in part, by the Green Mountain and Boston sections of IEEE. It is organized in cooperation with TTTC and the IEEE Boston Section. NATW corporate and academic supporters for 2013 include Mentor Graphics, SynTest Technologies, Cadence, AdamsIP, Maxim, the Wireless Engineering Research and Education Center at Auburn University, IEEE Women in Engineering, and the Vermont chapter of the IEEE Solid State Circuits Society.

<b>Wednesday, May 8</b>
<b>12:00 Registration</b>
<b>12:30-4:30 Invited Tutorial:</b> “VLSI Test and Security”, Prof. Ramesh Karri (NYU-Poly) and Peilin Song (IBM T. J. Watson)
<b>6:00 – 7:15pm Welcome Reception</b>
<b>7:30-9:00 pm Panel Session:</b> “The Growing importance of Test and Hardware Security”, Panel Moderator: Gene Atwood (IBM); Panel Chair: Yu Huang, Mentor Graphics; Panelists: Prof. Ramesh Karri (NYU-Poly), Peilin Song (IBM T. J. Watson), Prof. Mohammad Tehranipoor (Univ. of Connecticut), Prof. Jennifer Dworak (SMU).
<b>Thursday, May 9</b>
<b>Registration</b>
<b>7:00 - 8:00 am Breakfast</b>
<b>8:00 - 8:15 am Opening Remarks:</b> Paul Reuter, <i>General Chair</i>
<b>8:15 - 9:00 am Keynote Address:</b> “Testing Beyond the Specification: White Hat Engineers” by Karen Panetta, Tufts University <b>Abstract:</b> For years, testing has been instrumental in the manufacturing of quality products to ensure that hardware Introduction by and software perform to their specifications. Today, simulation and modeling tools dominate the design and test Tian Xia, process and focus on detecting physical faults that can occur during the manufacturing process. However, given Program Chair recent world events, engineers will have to learn to design and test to anticipate the abuses and re-purposing of their products for harmful intentions. These societal phenomena cannot currently be captured or anticipated in current simulations. This talk will discuss recent designs, design failures and the exploitation of technology for harmful purposes. Finally, we will discuss the new skills and tools needed to ensure that the technology we produce is not only reliable according to its specification, but also anticipates conditions beyond its specification.
<b>9:00 - 9:45 am Invited Address:</b> “How to Automate Analog DFT for ATPG” by Stephen Sunter, Mentor Graphics <b>Abstract:</b> Analog design-for-test (DFT) lags digital DFT, and the costs of this are becoming clearer and less Introduction by acceptable in industry (but not yet unacceptable). This presentation will show how much it is lagging, the reasons, Tian Xia, how much it matters, and a strategy to catch up. History shows that no single company can eliminate this lag, so a Program Chair concerted effort is needed to evolve an analog solution as successful as scan-based digital DFT has been for automatic test pattern generation (ATPG).
<b>9:45 - 10:00 am Coffee Break / Reception</b>
<b>10:00 - 11:00 am Student Session 1: Advances in DFT &amp; Low Power Test</b> <b>Session Chair:</b> Brion Keller - Cadence
10:00 - 10:20am <i>Ujjwal Guin (UConn, US):</i> Novel DFTs for Circuit Initialization to Reduce Functional Fmax Test Time 10:20 - 10:40am <i>V. Sheshadri (AuburnU, US):</i> Session-Less SoC Test Scheduling With Frequency Scaling 10:40 - 11:00am <i>P. Venkataramani (AuburnU, US):</i> Test Programming for Power Constrained Devices
<b>11:00 - 11:10 am Break</b>
<b>11:10 - 11:50 am Student Session 2: VLSI Test Security</b> <b>Session Chair:</b> Peilin Song- IBM
11:10 - 11:30am <i>Adam Zygmuntowicz (SMU, US):</i> Securing Test Hardware with Locking SIBs to Hide Instruments using P1687 11:30 - 11:50am <i>Ujjwal Guin (UConn, US):</i> On Selection of Counterfeit IC Detection Methods
<b>11:50 - 12:00 pm Break</b>

\* denotes presenter

**2013 IEEE NORTH ATLANTIC TEST WORKSHOP**  
**MAY 8-10, SHERATON COLONIAL BOSTON NORTH, WAKEFIELD, MA**

<b>12:00 - 1:00 pm Lunch</b>
<b>1:00 - 2:00 pm Student Session 3: Improving Yield &amp; Reliability</b> <b>Session Chair:</b> Yong-Bin Kim- Northeastern University
1:00 - 1:20pm <i>C. Alagappan (AuburnU, US)</i> : Dictionary-Less Defect Diagnosis As Surrogate Single Stuck-At Faults 1:20 - 1:40pm <i>B. Zhang (AuburnU, US)</i> : Wafer Cut and Rotation for Compound Yield Improvement in 3D Wafer-on-Wafer Stacking 1:40 - 2:00pm <i>Qihang Shi (UConn, US)</i> : Experimental Analysis of Variations' Impact on Integrated Circuits
<b>2:00 - 2:10 pm Break</b>
<b>2:10 - 3:30 pm Student Session 4: Analog and Mixed-Signal Test</b> <b>Session Chair:</b> Marvin Onabajo- Northeastern University
2:10 - 2:30pm <i>Hari Chauhan (NortheasternU, US)</i> : On-Chip Amplifier Linearity Calibration with the Fast Fourier Transform 2:30 - 2:50pm <i>J.P. Feng (NortheasternU, US)</i> : A Wide Dynamic Range Temperature Sensor for on-chip power monitoring 2:50 - 3:10pm <i>Rohit Shetty (UVermont, US)</i> : Low Cost Time Efficient OFDM Technique for Multitone Signal Generation 3:10 - 3:30pm <i>In-Seok Jung (NortheasternU, US)</i> : Test Methodology using Parametric Measurement Unit for ATE with 600 MHz DCL
<b>3:30 - 3:45 pm Break</b>
<b>3:45 - 4:45 pm Paper Session: Reducing Test Cost</b> <b>Session Chair:</b> Yu Huang- Mentor Graphics
3:45 - 4:05pm <i>Ramesh Tekumalla (LSI Corp., US)</i> : Low Power Flip-flop design for reducing power consumption 4:05 - 4:25pm <i>Carl Wisnesky (Cadence, US)</i> : Very Low Pin Count Test Targeting A/D and Automotive Designs
<b>4:25 - 6 pm Break</b>
<b>6 pm - 9 pm Banquet and Best Student Paper Award</b> (Location: Hawthorne Hotel, Salem, MA)
<b>Friday, May 10</b>
<b>7:30 - 2:00pm Registration</b>
<b>7:30 - 8:00 am Breakfast</b>
<b>8:00 - 8:45 am Friday Keynote Address:</b> "Smarter Energy Trends, Challenges and Complexity: How do We Turn Data into Action?" by Brian Gaucher, IBM  <b>Abstract:</b> Worldwide energy use is growing rapidly, reliability is suffering and supplies are currently being stretched to point of breaking. As we look across the energy domain, there are at least five complex areas of energy experiencing major challenges. We are at an interesting inflection point of smart grid and the IT revolutions, that we will explore to see what solutions might be available to address these. In so doing, we will come to the question of, "Can the coming age of Cognitive systems and related technologies be applied to transform the peta to exa bytes of real-time and historical data, into actionable decisions to address these challenges?"
<b>8:45 - 8:55 am Break</b>
<b>8:55 - 10:15 am Paper Session: Hierarchical Test for SoCs &amp; 3D Packages</b> <b>Session Chair:</b> Vishwani Agrawal- Auburn University
8:55 - 9:15am <i>Ramesh Tekumalla (LSI Corp., US)</i> : Interconnect Fault Testing between cores using efficient wrapper cells 9:15 - 9:35am <i>Brion Keller (Cadence, US)</i> : Efficient Testing of Hierarchical Core-Based SOCs 9:35 - 9:55am <i>Yu Huang (Mentor Graphics, US)</i> : Test Access Mechanism for TSV Characterization in 3D ICs 9:55 - 10:15am <i>Krishna Chakravadhanula (Cadence, US)</i> : ASIC Embedded Macro Test in an IEEE P1687 Environment
<b>10:15 - 10:30 am Break</b>
<b>10:30 - 11:50 am Paper Session: Industrial Test Practices</b> <b>Session Chair:</b> Bradley D Pepper – IBM
10:30 - 10:50am <i>Ramesh Tekumalla (LSI Corp., US)</i> : At-Speed Scan Test of Memory Functional Interface 10:50 - 11:10am <i>Yu Huang (Mentor Graphics, US)</i> : Diagnosis and Layout Aware (DLA) Scan Chain Stitching 11:10 - 11:30am <i>Peter Sarson (AMS AG, Austria)</i> : Automotive EEPROM qualification and cost optimization 11:30 - 11:50am <i>Ramesh Tekumalla (LSI Corp., US)</i> : Clock Domain based Scan Enable Separation for Enhanced Delay Fault Coverage
<b>11:50 - 12:00 pm Break</b>
<b>12:00 - 1:00 pm Lunch and Program Committee Meeting</b>
<b>1:00 - 2:00 pm IEEE Women in Engineering Session</b> <b>Session Chair:</b> Denise Griffin, WIE Boston Chair
1:00 - 1:30pm <i>Denise Griffin (WIE Boston Chair)</i> : What is IEEE WIE (Women in Engineering)? 1:30 - 1:50pm <i>Iris Bahar (Brown Univ., US)</i> : Harnessing an FPGA for Built-in Self-Repair in a 3D Die Stack

**2013 IEEE NORTH ATLANTIC TEST WORKSHOP**  
**MAY 8-10, SHERATON COLONIAL BOSTON NORTH, WAKEFIELD, MA**

<b>1:50 - 2:00 pm Break</b>
<b>2:00 - 2:40 pm IBM Special Session</b> <b>Session Chair:</b> Pascal Nsame - IBM
2:00 - 2:20pm <i>Bradley Pepper (IBM, US): Using Adaptive Test Pattern Sampling to Test Integrated Circuits</i> 2:20 - 2:50pm <i>Mustapha Slamani (IBM, US): The Rapid Evolution of Wireless Products: The Challenges behind RF and Millimeter-Wave Design, Test, and High-Volume Manufacturing</i>
<b>2:50-3:00 pm Closing Remarks, Paul Reuter</b>