

# 2024 IEEE Microelectronics Design and Test Symposium

May 13 through May 15, 2024, at the Desmond Crowne Plaza located in Albany, New York

The 33rd IEEE Microelectronics Design & Test Symposium (MDTS, formerly known as NATW) provides an annual world forum for academia and industry. University faculty, student researchers, and industry engineers discuss latest advances in microelectronics, share their visions in modern microelectronic technologies, and foster academy-industry collaboration. The three-day symposium features keynote, invited talks, a panel and tutorial on the themes of **chipselets** and **hardware security**. Chipselets break large chip designs into smaller, ideally reusable, integrated circuits, and the Universal Chipset Interconnect Express (UCIE) standard addresses the challenges of connecting chipselets in the package. Hardware security for chip designs covers a broad range of issues, from preventing reverse engineering to blocking takeovers and data theft or manipulation.

MDTS 2024 is sponsored by IEEE Schenectady Section and IEEE Region 1, and is supported by Advantest Corporation, AdamsIP, Cadence Design Systems, Green Mountain Semiconductor, IBM Corporation, and co-promotion with the SWTest Conference.

|   |
|---|
| <b>Monday, May 13</b>   |
| 11:00 am - 8:00 pm Registration (Fort Orange)   |
| 12:00 pm - 1:00 pm Lunch (Koi Pond)   |
| 1:00 pm – 5:40 pm MDTS Sessions (Shaker Room)   |
| 1:00 pm – 1:10pm <b>Welcome Address: Kelly Ockunzzi General Chair</b>   |
| <b>Invited Speaker</b>  |
| 1:10 pm – 1:15 pm Speaker Introduction: Krishna Chakravadula, Cadence   |
| 1:15 pm – 2:15 pm Speaker: Aydin Aysu<br><b>Title:</b> Emerging Security Challenges at the Junction of AI and Hardware                |
| <b>Tutorial 2:15 - 5:40 PM : Chipselets and Hardware Security</b>   |
| 2:15 pm – 2:20 pm Tutorialist Introduction: Krishna Chakravadula, Cadence   |
| 2:20 pm – 3:20 pm Speaker: Martin Cochet<br><b>Title:</b> Everything you always wanted to know about UCIE                             |
| 3:20 pm – 3:30 pm Break (Beverage Service 2 - 3:30pm, Shaker Room)  |
| 3:30 pm – 3:35 pm Tutorialist Introduction: Krishna Chakravadula, Cadence   |
| 3:35 pm – 4:35 pm Speaker: Ramesh Karri<br><b>Title:</b> High-Level Approaches to Hardware and Embedded Security                      |
| 4:35 pm – 4:40 pm Tutorialist Introduction: Krishna Chakravadula, Cadence   |
| 4:40 pm – 5:25 pm Speaker: Paul Reuter<br><b>Title:</b> IEEE P3405 Introduction, status update (Chipset interconnect test and repair) |
| 6:00 pm – 7:30 pm Opening Reception Dinner Buffet (Koi Pond)  |
| 7:30 pm – 9:00 pm <b>Panel: “Rise of the Chipselets” - Design, Test and Hardware Security</b>   |
| Panel Chair: Malinky Ghosh Panel Moderator: Eugene Atwood   |
| <b>Panelists</b>  |
| Ramesh Karri, Professor, Electrical and Computer Engineering, New York University   |
| Martin Cochet, Senior Research Scientist, IBM Research  |
| Nathaniel Cady, Associate Dean, University at Albany, The State University of New York  |
| Paul Reuter, Senior Software Engineer, Siemens Digital Industries Software  |

**Tuesday, May 14**

## 2024 IEEE Microelectronics Design and Test Symposium

|   |
|---|
| 7:00 am - 6:00 pm Registration (Fort Orange)  |
| 7:00 am - 8:30 am Breakfast (food service 7-8:30am, Shaker Room)  |
| 8:30 am – 6:40 pm MDTS Sessions (Shaker Room)   |
| <b>Session 1</b>  |
| 8:30 am - 8:35 am Welcome: Kelly Ockunzzi General Chair   |
| 8:35 am – 8:45 am Program Introduction: Uma Srinivasan Program Chair  |
| <b>Invited Speaker</b>  |
| 8:45 am – 8:50 am <b>Invited Speaker</b> Introduction: Tian Xia, University of Vermont  |
| 8:50 am – 9:50 am Invited Speaker: John Oakley<br><b>Title:</b> SRC's Microelectronics and Advanced Packaging Technologies (MAPT) Roadmap: Driving a New Era of Innovation in Semiconductors and Digital Twins  |
| <b>Student Paper Session 1</b>  |
| Session Chair: Tian Xia, University of Vermont  |
| 9:50 am - 10:10 am Paper 1.1:<br><b>Title:</b> Integrating ReRAM for Neuromorphic Computing: Real-time testing of packaged 64x64 1T1R crossbar arrays using a custom build microcontroller board<br><b>Author:</b> Jeelka Natwarbhai Solanki (University at Albany) |
| 10:10 am – 10:25 am Break (Beverage Service 10 - 11:30am, Shaker Room)  |
| 10:25 am - 10:45 am Paper 1.2 (Remote)<br><b>Title:</b> Design of an OTA circuit for low voltage applications<br><b>Author:</b> Prasanta K. Ghosh (Syracuse University), Pushkar Mishra (Syracuse University)   |
| 10:45 am – 11:05 am: Paper 1.3<br><b>Title:</b> Harmonic Tag with Probe-Fed Patch Antennas<br><b>Author:</b> Swarup Chakraborty (University of Vermont)   |
| <b>Paper Session 2</b>  |
| Session Chair: Paul Reuter, Siemens   |
| 11:05 am – 11:25 am: Paper 2.1<br><b>Title:</b> Within-Chip Bridged-Pattern Short Detection Using Spatially Distributed Kerf Test Structures in 7nm FinFET Technology<br><b>Author:</b> Cheng-Yi Lin (International Business Machines Corp.)                        |
| 11:25 pm - 11:45 pm Paper 2.2:<br><b>Title:</b> On the Design of a 20 Channel Pin Parametric Measurement System for Post-Fabrication Testing<br><b>Author:</b> Xiaozhe Fan (GlobalFoundries)  |
| 12:00 pm - 1:00 pm Lunch (Koi Pond)   |
| 1:00 pm – 1:05 pm <b>Invited Speaker</b> Introduction: Paul Reuter, Siemens   |
| 1:05 pm – 2:05 pm Invited Speaker: Gordon Harling<br><b>Title:</b> Platforms for Creating and Integrating Chiplets  |
| 2:05 pm – 2:10 pm: <b>Invited Speaker:</b> Introduction: Paul Reuter, Siemens   |
| 2:10 pm – 3:10 pm: Invited Speaker: Selçuk Köse<br><b>Title:</b> Side-channel Leakage in Superconducting Electronics: Foe or Friend?  |
| 3:10 – 3:40 pm Break (Beverage Service 2 - 3:30pm, Shaker Room)   |
| 3:40pm – 5:40pm Albany Nanotech Tour  |
| 6:30 pm – 8:30 pm: Dinner and Recognition Event: Best Student Paper Award   |

### Wednesday, May 15

7:00 am – 11:00 am Registration (Fort Orange)

## 2024 IEEE Microelectronics Design and Test Symposium

|  |
|--|
| 7:00 am – 8:00 am Breakfast (food service 7-8:30am, Shaker Room)   |
| 8:00 am – 12:00 pm MDTS Sessions (Shaker Room)   |
| 8:00 am - 8:05 am Welcome: Kelly Ockunzzi General Chair  |
| <b>Invited Speaker</b>   |
| 8:05 am – 8:10 am: Invited Speaker: Introduction: Eric Hunt-Schroeder  |
| 8:10 am – 9:05 am: Invited Speaker: Dean Sullivan<br><b>Title:</b> “To break it, or fix it, that is the question”  |
| <b>Paper Session 3</b>   |
| Session Chair: Eric Hunt-Schroeder   |
| 9:05 am – 9:25 am: Paper 3.1<br><b>Title:</b> Machine Learning Infused Software Testing for Mobile Device Development<br><b>Author:</b> Sunder Chakravarty (Zebra Technologies Corporation)  |
| 9:25 am – 9:45 am Paper 3.2<br><b>Title:</b> Co-design of a Novel Highly Parallel Multi-Thousand Multi-Chip Neural Network Accelerator in 28nm CMOS<br><b>Author:</b> Ewan McNeil ( Green Mountain Semiconductor)                                    |
| 9:45 am – 10:05 am: Paper 3.3<br><b>Title:</b> Gate Resistance Test Structures Bounded by Local Layout Density to Characterize Metal Gate Height Variation in 7nm FinFET Technology<br><b>Author:</b> Justin Zhu ( International Business Machines ) |
| 10:05 am - 10:15 am Break (Beverage Service 10 - 11:30am, Shaker Room)   |
| <b>Paper Session 4</b>   |
| Session Chair: : Eric Hunt-Schroeder   |
| 10:15 am – 10:35 am Paper 4.1<br><b>Title:</b> Imaging Resistant Mask Programmable Read Only Memory (ROM)<br><b>Author:</b> Eric Hunt-Schroeder ( Marvell )  |
| 10:35 am – 10:55 am Paper 4.2<br><b>Title:</b> High-Speed Receiver Transient Modeling with Generative Adversarial Networks<br><b>Author:</b> Priyank Kashyap ( Hewlett-Packard Enterprise )  |
| <b>Invited Speaker</b>   |
| 10:55 am – 11:00 am: Invited Speaker: Introduction: Eric Hunt-Schroeder  |
| 11:00 am – 11:50 am: Invited Speaker: Xiaolin Xu<br><b>Title:</b> On the Dark Side of FPGA as A Cloud-Hardware Accelerator   |
| 11:50 am – 12:00 pm <b>Closing Remarks, Andrew Laidler Vice General Chair</b>  |
| 12:00 pm – 1:00 pm Lunch (Koi Pond)  |

Please complete our survey online:

[Microelectronic Design and Test Symposium 2024 Survey](#)